System Verilog For Verification
With the ever-increasing complexity of the Hardware designs to fulfill the processing requirements of today’s world, the intricacy for verification of such digital designs has become quite evident. In today’s typical System on Chip (SoC) process, the verification activities are usually the most time consuming and verification resources are generally the bottleneck. Leading SoC/ASIC/FPGA companies usually report the design to verification ratio of 1:2, which clearly shows the need of more verification engineers today and in future. This course gives an in-depth introduction to the digital concepts in SoC verification.
Join IEEE now!
Become a part of the largest global network of technology and engineering professionals!